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PREFACE 
In recent years rapid advances in the field of digital computing 
has created the need for high-speed ring counters which are small in 
size and weight, dependable, and require very little operating powero 
Most ring counters require a switching device which can be triggered 
"on" by an electrical pulse and remains "on" after the pulse has 
terminated. Such a switching device is said to be bistable., The 
most common bistable, device is the Eccles-Jordan type which employs, 
in principle, two active elements, one of which is conducting at all 
times. This means a decade ring counter, using twenty active elements, 
wil1 have ten active elements conducting all the time resulting in 
considerable power consumption. In the following work, a ring counter 
is developed using a transistor bistable device as the ·basic building 
block, which has both active elements conducting at the same time 
while in the 11 on" state or both nonconducting · while in the II off" 
state. Using this typ·e of bistable device, only two active elements 
will be consuming electrical energy at any one time. 
The author wishes to express his sincere appreciation to Professor 
Paul A. McCollum for the guidance and support so generously given in 
the preparation of this thesis. He also is indebted to Dr. Harold T. 
Fristoe for his valuable guidance and to his wife, Bonnie, for read-
ing the proof and typing the manuscript. 
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CHAPTER I 
INTRODUCTION 
This work is concerned primarily with the study and development 
of a transistorized decade ring counter employing an asymmetrical bi-
stable circuit as th~ fundamental building block. 
Basically, a ring counter is a series of bistable.; devices in 
1 
which only one ( usually) is in the "on" or 11 off11 state. If the ring 
is "closed", the 11 on11 state automatically proceeds from the last stage 
to the first stage. The ring arrangement is analogous to a stepping 
switch where each electrical pulse will cause an advance of one step. 
Some of the important applications2 include storage in a digital com-
puter, direct counting, measurement of frequency, time, and speed. 
Richards3 describes several types of ring counters in their 
"block" form using counter components with two stable states. Most 
of these employ, in principle, some sort of a delay circuit ·for proper 
operation. There is one, however, that requires no delay units what-
soever giving rise to a relatively fast and simple counter circuit. 
1a. K;Richards,-Arithm~ti~ Operations .in Di~ital Computers, D. 
Van :Nostran.t1,; N~w Jersey, 1955, P.• .205. 
2Jacob Millml!ln and Herpe:i:;t Taub, ~ and Digital ~its,:·· 
McGraw-Hill Book Company, Inc. New York, Toronto, London, µ.956.,!_p. 344. 
% . , K. Richards, Op. Cit • p • 206 • 
1 
It will be seen that no limitations are placed upon the counter 
operating speed, except for that imposed by transition times of the 
\ 
flip-flop qrive:P and the counter stages themselves, On this basis, 
it was chosen as the counter to be studied. In the following para-
graphs, the theory of operation of this type of counter is discussed 
I 
without considering the actual circuity involved. 
Theory of Operation of The Counter 
Let it be assumed that the first bi-stable, stage in the counter 
of Figure 1 will be in the 11 on" condition as indicated by the X. 
2 
From Last 
Six 
More 
--Stage Stages 
Driver 
Figure 1. Block Diagram of Ring Couµter. 
The fu'.iver is also a bistable · device which will give a positive 
pulse alternately from each output. Upon the arrival of the first 
electrical pulse, the left side of the driver will put out a positive 
pulse to turn off stage number one, Since all other odd stages are 
initially in the "off" state, they will not be affected. As stage 
one turns off, it will provide a negative pulse required to turn 
stage nurnbe~ two ori~ 
3 
As stage two is being turned on~ the right side of the driver is 
delivering a negative pulse to it and all other even stages, but due 
to circuit design will have no effect. The second electrical pulse 
received by the driver will cause a positive output on the right side 
and a negative output on the left. Since no change is caused by a 
negative pulse, only the positive pulse need be considered. As before, 
an "on" stage, which is now stage 2y will be turned off and it in turn 
will trigger the next stageo 
Thus for each electrical pulse, the "on" state is caused to 
advance to the following stage •. 
The ring counter is a device which 9 as seen on the precedir1g 
page, utilizes pulses for its operation; and since transistors have 
properties which make them particularily suitable for pulse circuits, 
they were chosen instead of tubes for circuit design. Transistors also 
possess relative advantages over tubes in that they are smaller in size 
and weight; they require no filament power and have an appreciably 
longer lifeo 
Although point cnntact transistors have the advantage of a nega-
tive input impedance under proper circuit conditions thus affording a 
"one" transistor bi&l!J'table ~evice, 4 the junction transistor was chosen 
because of its availability. 
4n. K. Richards, !ligital QQID.12Jlter Components .filld Q1rcuits, D. Van 
Nost:i:·ands, New York, 1957, p. 140. 
CHAPTER II 
CIRCUIT ANALYSIS 
Development Of The Basic 'Bistab:19; Circuit 
The initial selection of the basic ·bistab"ler: circuit· to· be used.' in 
the ring counter was based on the fact that if PNP and NPN junction 
transistors are connected as shown in Figure 2, there exists the basis 
of a fast switching circuit, because the gain of the regenerative loop 
is the highest possible.5 To provide stability in both the 11 on" condi-
tion and "off" condition further refinements were necessary. Referring 
to Figure 3, it is seen that if both transistors are conducting heavily 
near the saturated region, the collector to emitter voltage of both 
transistors will be very small. Under this condition, the bias to both 
transistors is approximately E2 in magnitude resulting in a need for 
base current limiting resistors Rb and R0 • Ra and Ra provide low im-
pedance paths for the collector currents in T1 and T2, respectively, 
during the "on" state. Stability during the "off" state is provided 
by the difference in supply voltages E1 and E2• Assume T2 to be cut 
off allowing the collector voltage of T2 to return to ground. Since 
no bias is now applied to T1, it will also be in a low conduction state 
with only the collector leakage current flowing. Since this current 
is generally very sma 11, and Ra is in the order of 10 K 'ohms·".or 1 le·s13, 
5 J. J. Moll, et al,. PNPN Transistor Switches, Proc, IRE, vol 44, 
pp. 1174~1182, September, 1956. 
4 
only a few millivolts will be developed across Ra• Thus it is seen 
that a voltage AV (difference between T1 and T2) will be the bias 
applied to T2 to hold it in the off state. 
-E 
5 
Figure. 2:. Basic: Sw:i.:tching 
Circuit. 
Figure 3; Addi tirn:na l: ,Refinements 
of Basic Switching 
Circuit. 
The introduction of the base current limiting resistors places 
a high impedance in the regenerative loop and is a deterrent to fast 
switching time. This problem may be overcome by bypassing the resis;.,.·,:;_ 
tors during the transient period with coupling capacitors Cb and Cc 
giving the complete basic circuit shown in Figure 4. Experimentation 
in the laboratory has shown that the capacitors improve the "turn on" 
time considerably but increases the "turn off" time. If the capaci-
tance is made too large, however, there will be an overshoot of col-
lector voltage of T 2 at «turn on". 
F,or simpli:fi:catic,µ puxposps'.,'. .the -trahs'istors, are; ·a-llowed to. ·satu-
rate causing a longer 11 turn off" time due to minority carrier storage 
effect. However, this did not present a major problem in the design 
of the counter because each stage is in the "off" condition nine-
tenths of the total cycle of operation. 
6 
Figure 4. Final Bistable Circuit With Commub.ating Capacitors. 
Because the maximum duty ratio is only 0.1 in the decade counter, 
considerable power is saved by employing a bistable circuit such as the 
one now being discussed. Another advantage of having both transistors 
turned on at the same time is that both a fast negative and a fast 
positive pulse may be obtained simultaneously. This is not so with 
the conventional Eccles-Jordan flip-flop for which one of the stable 
states of both transistors is in the saturated region. 
Steady State Analysis of the Basic Counter Circuit 
Because the circuit. in Figure 5 is regenerative over a wide range 
of frequencies, including zero, a technique which is useful in ana~ 
lyzing multivibrators6 may be equally as useful in analyzing the basic 
circuit employed in the counter. This technique is to open the circuit 
at some convenient point and calculate a static characteristic of these 
6J. J. Suran and F. A. Reibert, Jwo 'rermi)1al fil.lll1yJ;Lis and S:zn-
thesis .Qf Junction It.§.nSistor .MQltivibrators, IRE Transactions, CT3, 
p. 26, 1956. . 
7 
terminals, treating the rest of the circuit as a proverbial 11 black boxtt., 
Once a static characteristic has been obtained, it is only necessary to 
insert a resistance representing the proper de load line to effect the 
required mode of operation. As later calculations will prove, only 
two modes of operation will be possible--bistable and monostable. . 
Initially, the circuit will be assumed to be in the "off" con-
dition. T2 is biased in the cutoff condition due to a difference in 
supply voltages Ebl and Eb2• T1 is in a low conduction state since Ibl 
is zero and no bias is used to reduce the collector current, I 0 p to 
zero. This initial condition is labeled the "0" point on the static 
characteristic (s$e Figure 6) ~' If Vel in Figure 1 is now increased, 
the base current in T1 will increase causing the collector current to 
increase. Since most of the collector current in T1 flows through R11, 
a voltage drop will appear across R11 causing the base current in T2 
to increase. If Velis made large enough, Ib2 will eventually increase 
from its original negative value until T2 conducts. This is point "P" 
on the static characteristic. At this point, both transistors become 
active; the circuit is regenerative and the terminals will now indicate 
a negative resistance. The emitter current, Iel' will now increase with 
a decrease in voltage, Vel' until one of the transistors in the regener= 
ative loop becomes saturated causing the loop gain to decrease to a 
value less than unity. Later results will prove the validity of the 
assumption that T1 is the first transistor to saturate. This point 
of saturation is represented by point ''Q" on the static characteristic 
curve. 
Because of the decrease in loop gain, a positive resistance will 
once more appear at the terminals meaning that Vel must now increase 
8 
1\1 
RL2 
Figure 5. Equivalent Circuit for Static Analysis. 
Q 
p 
+ 
Figure 6. Typical Static Characteristic of the Circuit in Figure 5. 
9 
to obtain an increase of emitter current, I 61 • Allowing Vel to increase 
enough will eventually cause T2 to saturate as represented by point "R" 
on the static characteristic. After both transistors become saturated, 
the driving-point impedance at the terminals is determined by the values 
of R11, Rbl' and Rb2• These values may be used to determine the slope 
of the static characteristic from point "R" to point "S". This final 
point 11S" represents the emitter current, Iel' when the circuit is in 
the 11 on II condition. 
In deriving the static characteristic curve, all capacitors will 
be neglected. The internal emmiter-to-base voltage is assumed to be 
constant for a conducting transistor and the collector-to-base voltage 
for a saturated transistor is assumed to be equal to zero. The slopes 
of the regions between the points,, will be assumed constant. 
Using the above assumptions the various points on the static 
characteristic may now be evaluated. 
Point "Q''. If Ib2 is less than -Ic02 , the coll~ctor current in 
Ti will be zero. Since Vel and Ic2 are zero, the base current in T1 
is zero giving the collector current in T1 as Ic01/(l --Q(., 1 ). ,6 
Velo= 0 (The subscript on Vel and Iel refer!'! to point 11 011 .) 
Ielo = ----
1 - o{l 
~ "f". Since T2 is the only transistor in the non-conducting 
state, the circuit will exhibit a loop gain greater than unity as soon 
as T 2 becomes active. The terminals will now indicate a negative 
6Jacob Millman and Herbert Taub, Op. cit, 1p., 562. 
characteristic.· Just as T2 becomes active 
This gives 
1co2 
102 = ----
1 - °' 2 
If Ib2 is zero ahd vb2 = Ve2 then 
From Figure 1 
10 
(1) 
(2) 
(3) 
(4) 
(5) 
Solving for I 11 and eetting equal to Icl when Ib2 is equal to zero 
~1-~2 (6) 
Using Kirchhoffs' voltage law gives 
(7) 
It follows that 
Now, using the fact that 
(9) 
reRults in 
(1 - ol-1) 
Ibl = Icl ---- • 
Substituting equation (3) and equation (10) into equation (8) 
From equation (6) 
11 
(10) 
(11) 
velp = vbel + 
I col] Ico~L2 
- ~ (~l + RI2) - -. - • (12) 
o<.1 .. 1 -""2 
(1 - d.1) 
= vbel + ---- <~1 + R12) 
RIJ. 
<~1- ~2) 
0.1 
Ico2 
--- (R12) • (13) 
The value of d\for low emmiter current densities should be used for 
. . 
for calculating Velp and Ielp• To calculate the current Ielp when T2 
just becomes active, equate equation (6) and equation (9) and solve for 
r_b1_-_~_2 - Icol]-=- • L RIJ. o( 1 (14) 
12 
Point "Q,". When T1 becomes saturated, V cl may be approximated as 
Vbl by .assuming the collector-to-base voltage is zero. Using Kirchoff 0s 
voltage lawg 
Ul'!ing Kirchoff I s current law 
Solving equation (9) for Icl in terms of Ibi 
Using Kirchoff's voltage law again yields 
Vel - Vbel + Eb2 - Veb2 
1b2 = ---------
Using the subscripts (2), and solving equation (9) for Ic2 in 
terms of Ib2 
cl\2 
1 - o{ 2 
Ico2J +--
0\ 2 1 - ol.2 
Using Kirchoff's current law 
(15) 
(16) 
(17) 
(18) 
(19) 
(20) 
1.3 
Solving for 112 
II2 = (22) 
-R12 
Putting equation (21) into·equation (19) 
(23) 
Equating equation (19) and (23) 
-- + • (24) 
l-o<2 l-o<2 
Solving for Ibl 
(Vbel - Vel) 
-----·------ + + -----
1 - ol.2 -R12 
1 + .. __ 
Substituting into equation (17) gives 
-
~l (Vel - Vbel + Eb2 - Veb2)d-2 Ico2 vbel - vel I col 
I = + + + cl 
1 - °'l . - R ~ Rbl) ~ R~ Ri,2(1 - 0\2)~ + R:) 1-o(.1 (1 - °"2) 1 + RI.2 -RL2 1 +  
Substituting equation (26) and (18) into equation (16) gives 
ol..l ~Val - Vbel + Eii2 - Veb2)o{2 1co2 . 11bel - Vel 1col 
IIJ. = + + + 
l - o\ ~ Rj ~ ~l) ~ ~~ 1 - o{ 1 Rb2 (1 - o{ 2) + - (1 - °'2) l + - -RI.2 l + - 1 
R - R12 R~ 
(Vel - vbel + ~2 - veb2) 
• 
Rb2 
• (26) 
(27) 
f-1 
~ 
Substituting equation (27) into equation (15) yields 
vel 
IoolRLl . tel - Vbel + Eb2 - Vebj ol.iRIJ. i(vel - Vbel + Eb2 - Veb2) o(2 
= vbel - ~1 + - Rti + 1-----------
1 - °'l Rb2 1 - °'l L ~ Rbl) 
+ 
Ioo2 
Rb2(l - o(2) 1 + -
RL2 
vbel - vel 
_..;.__ ____ + _ ___.;. __ _ 
• 
(1 - ol.2) (1 + ~1) 
\ RI2 
~ . R ) bl -R12 . 1 + RI2 
Rearranging 
(28) 
vel = 
!- l VelRLl 
I 1 RIJ. RIJ. I + V . . . . . "- ) co V . + E . _ V b2 - . . el . . . . . . . -·01 
vbel - Ei,i + l - '*1 - ',,2 t bel b2 •j Rb2 ~l - o(l )(~ )(1 - o(2) ~ + R:12 °'lRIJ. o(2 
I- · d...1RL1 · d.1RL1. (-Vbel + Eb2· -· veb2 }c,{2 · lco2· ·· · ·· vbel J + vel + + + • (29) 
. ( Rbl l - °"l . ~ 1,,1) (,. Rbl) (,. Rbl) 
~l - c/\i lRi.2\ +R Rb2(1 - ol2) ~ + R:12 (1 - o\2\~ + RI,2 -RL2 \ + RJ 
I-' 
Vt 
Solving equation (29) for Vel 
1co1RL1 R11: j ~ 1R11 [(-Vbel + ~2 - Veb2b<2 1oo2 .;;;. Vbe-;:-i 
Vbel - Ebl + 1 - °'1 - Rb2 j-Vbel + Eb2 - Veb +- ~l -· ,- R (1 - o{. ) . . + l -o<..2 . ~~-, --
:_ 1 + - l -c:;;(2 b2 2 j 
R12 
velQ =-~ .(30) 
RLl 
1+--
Rb2 
o\ lRLl 
( + R~\ 
(1 - °'l )RI2 \ Rr;) 
RLl cA1d..2 
(1 - o(l)~{l - o(2) 0 + ~) 
Solving equation (9) for 101, and substituting equation {26) into the results gives the emitter current 
at the point of saturation of T1 . 
1e1Q = 
f el - Vbel + Eb2 - Veb2)al.2 + ~Ico2 + Vbel - Ve~ 1 + Icol 
L Rb2(1 - "'2) (1 -d.2) -RL2 J (1 - "'1l ~ + Rbl) 1 - o(l 
R12 
0 
The value of d.. for high emitter current densities should be used for calculating VelQ and IelQ• 
(31) 
~ 
17 
~?int ''!!.". This_point represents the saturation point for T2 .- ':l'he 
collector-to-base voltage may now be assumed to be zero for both tran-
sistors. 
Using Kirchoff's voltage law 
(32) 
Solving equation (9) in terms of I 0 2 
~2 = Ic2 __ _ 
~2 
(33) 
Using Kirchoff's current law 
Ic2 = Il.2 + Ibl. (34) 
Ei,2 - veb2 
where IL2 = 
RI2 (35) 
(36) 
Substituting equation (35) and equation (36) into equation (34) 
(37) 
18 
Using equation (37) and equation (33) in equation (32) and solving 
for Vel 
. 11 -d.2 /~2 - V eb2 Eb2 - V eb2 - Vbje 1co] . 
V + R.. \ + - .-·I~ V -E.. bel -1,2 d. R R.. o( i eb2 -b2 
2 I2 -'bl 2 i 
~ 
velR. 
To solve for Iel when T2 becomes saturated, note that the emitter 
current is the sum of the collector current and the two base currents. 
where 
and 
1bl = ----------
Ri,1 ' 
~2 == -----·----- , 
. ' . 1 
Adding ~quation (l,O), equation (4l) .a.n.?- .equat.to.r(.,(42), 
~ "''J 1 · 1· -+·- + bl Rb2 
(39) 
(40) 
(41) 
(42) 
(43) 
Point ".§.". After both transistors saturate, the driving point 
impedance may be considered as being equivalent to R11, Rbl' and ~ 2 
all being in parallel to ground. 
1 
=-
19 
(44) 
The characteristic curve may now be considered as having the slope 
of the input conductance. Since. it will be a straight line, the inter-
cept of the current axis may be found by using the !'!lope-intercept form 
for a straight line. The coordinates of point R which lieR on the line 
may be substituted into the equation leaving the only unknown to be the 
intercept of the "current" axis. 
This gives 
I 
els 
= o. 
= I lR. -V lRG .. , • e. e 1n 
Summary of Results of The Static Analysis 
Point ,: Q" • 
VelO = o. 
I 
col 
IelO = 
1 - ol.1 
(45) 
(46) 
(47) 
(48) 
~"I". 
~ ngn. 
velP = vbel + t. ~l - Ei,2)(l - ~1) Ic~o (Rbl + R12) · - -
RIJ. o{l ol..1 
I =--
elP [
~1 - Eb2 _ I ~ 
R col 
IJ. 
1 
• 
°"1 
Ico2RL2 
• 
1 - d\2 
IcolRLl RIJ. J 1 ol.1RIJ. (-Vbel+ Eb2-Veb2~ Ico2 Vbel 
V - E + - -1-Vb 1+ li'~2-V bj' + +· - - -· bel bl e -o e . , 
1 - ol.1 Rb2 _ . (1-":I.{1:: ~ 1\2(1 - d.2) 1-.,(2 RI.2 
(49) 
(50) 
V • (· ) elQ • 51 
D 
Ru °'iRIJ. Ru ot.1 d-2 
where D = 1 + __;,_ - - -----------
Rb2 (1 - ""1 )(R12 )(1 + Rbl) Rb2(1 - d\ 1 )(1 - o<. 2 )(1 + ~l) 
. RI2 ~ R~ 
IelQ = 
[cv elQ - Vbel + ~2 - V eb2 )d..~ · 1col (Vbel - V elj·· 1 I col I · + + . . + • c 52) L Ri,2(l-ol.2l 1-d-.2 -Rr2 (1-ol.il(l+::) 1-<Al !\) 0 
~ "li"• 
velR = 
~ "§.''·· 
vbel + ~2 
~ - (1\2 c~ -v.b2 + ~ - v.b2 - vb•:'\ 
L r:J..2 Rr2 ~1 / I~ . 
· co2 
-- - +V J.. 2 ~2 eb2 
-----------------·--------· · • (53) 
~ ~2) (1 -,d..J! 1--
1\1 c,I. 2 
-+- + • G 1 lJ YelR + Ei>1 + Vbel IelR = (VelR + ~2 - vbel - veb2) L~l ~2 ~IJ. (54) 
V elS = O. (55) IelS = (Iel)R + (VelR)/Rin • (56) 
l\11\2RIJ. 
:where, Rin = • 
RIJ.~2 + RIJ.~l + ~1~2 
(57) 
l\J 
I-' 
22 
Approximate Equations 
It iR apparent that the :premaditlg· equations would be much too 
cumbersome for "everyday" utility and that approximate equations would 
be Jr eferred if they are not too inaccurate. Fortunately, such approxi-
mationl'! as: 
(58). 
~,/.RL » - 1, 
together with the fact that 
(59) 
11,1 = 11,2' (60) 
will reRult itn equations which are much more desired if only a "ball 
park" an!'!Wer iR Rufficient. 
U$ing the approximations and conditions stated above gives the 
f'ollowing equation!'! defining the necessary points to predict the static 
characteristic curve. 
Approximate Equations for Static Oharacteri-etic 
Point 11.QII. 
V: = o • 
. ,.elo (61) 
i, 
Point ""f.11 • 
velp ·~ 
where ;:5' = 
Use f1 f'or low emitter current density in equation ( 62) • 
velQ ~ 
Point "E," • 
velR ~ 
~~2 
idRL - 11,2 
1 
i-s 
• 
• 
23 
(62) 
(63) 
(64) 
. (65) 
(66) 
(67) 
(68) 
24 
(69) 
Use ,B for high emitter current density in equations (65), 
( 66) and ( 67 ) • 
~ "~". 
(70) 
Where 
_, __ _ 
• 
(72) 
Bistable Circuit Design Equations 
Because the flip-flop operates in the ~aturated region, the s91ec-
tion of ~land ~2' that will in~ure two stable states, is not criti-
. . . 
· cal. In designing the circuit, it will be assumed that equal load 
resistances and equal base current limiting resistances are to be used. 
The base current limiting resistances must be emall enough to insure 
. saturation of the transistor with the lowest value of d..., and the load 
resistances should be large enough to limit the emitter current to 10· 
(max) for any given supply voltage less than the transistor punch-
through voltage. Since ~l is the largest supply v0ltage, and tran-
sistors of approximate equal ratings and characteristics; are. ·assumed 
to be used, the approximate minimum value of RLl is determined by Ebl 
(max) divided by ! 0 1 (max) if RLl <.<. Rbl -
To insure tha,.t T2 is cutoff, the base current, It,2, must have a 
vaJ,,ue less than -I002 and the collectorrc.urrent inT1 will be I 001/ 
1 - cA.. 1Using Kirchoff'.' s voltage law and Figure (4): 
Solving for ~ 2 when Ib2 = -Ic02 and I 01 = Ic01/(l - ol..) 
-Ei,1 + Ei,_2 + V eb2 + f :1 o( ; Icoj RIJ. 
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(74) 
Since Rb2 must be positive 
(75) 
For a margin of safety in providing stability in the off condition, 
subtract 1 or 2 volts from the right side of the inequality. Better 
stability may be obtained by subtracting a larger value, but this 
would increase the minimum amplitude required to trigger the circui~\ 
In the on condition, Tl is 'bi~sed by (~b2'.,. Veb2)/Rb1 and Tz is 
biased by (Eb2 - Vebl)/Rb2 neglecting the collector base voltages at 
saturation. Ib2 must be at least as great as 
<1c2' max)(l - °' 2. )/ d..2 - I .2/ d,. 2 ' co . 
for saturation to occur in T2• 
This gives 
(76) 
{77) .· 
Solving for ~ 2 
~l - vebl 
• 
Similiarly, Ibl must .be at least as great as 
For saturation of T1 
Ei,2 - V eb2 
Summary of Design Equations for BistabTe, Operation 
~ 1 (max) 
1. Select R12 = RIJ.~ ----
Icl (max) 
where Xis al or 2 volt safety factor. 
3. Select R,,2 = ~l where 
1I ~ ! col 
,~ _. c:A + 1co2 
[::_ 1 _j 
(a) RIJ. ~~2 < ---------------,-
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(78) 
(79) 
(80) 
(81) 
(82) 
' 
(84) 
and 
(b) 
(c) 
Eb2 -Vebl 
Ru « Rb2 < ---------- , 1-d.. 2 I . CO2 
I,c2 (max) --,,..-. - - -
d,.. 2 d-..2 
Eb2 - veb2 
NorE: All three· inequalities must be satisfied. 
Monostab,J'.e; Mode of Operation 
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(84) 
(85) 
(86) 
To change the mode of operation of ~he : oist.a.ble circuit to mono-
stable circuit, it is noted that a resistor must be used which has a 
value greater than V elp/Ielp. This will cause the stable state to be 
in the "off" condition. 
To allow the circuit to be turned on, the resistor is bypae:sed by 
a capacitor so that the effective load line coincides with the current 
axis at time equal to zero. As time increases, the effective impedance 
of the p:i.rallel combination increases until it is large enough to cause 
the circuit to cut off. If the duration of the total 11 0n11 period is 
several times greater than the transient "turn on" period, then the 
input impedance at the 11V el-Iei" terminals may be considered as the 
parallel combination of Ru, Rbl' Rb2 • To find the effective impedance 
of the parallel combination o:f Rand c, the equivalent circuit in 
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Figure 7 may be used. Employing Laplace transformation techniques and 
assuming a unit input voltage, the input impedance may be calculated ~s 
(87) 
+ 1 
where the parallel combination of RIJ., Rb1, and Rb2 is represented by 
The effective input impedance of the parallel combination of Rand 
C is 
= 
Solving for C 
C = 
R1 + R 
----t (.,..R.-+ .,...F-1-) -- - Rl • 
R 
-e RR C 1-
-ir+· a· 
·l 
+ 1 
(88) 
(89) 
-where tis the required time for the parallel combination of Rand C 
to obtain a value of Reff" At this time, the effective load line has 
rotated in the clockwise direction to a value corresponding to Reffo 
If R ff is V 1 /I 1 , the circuit will begin to turn off. e ep ep -_-- -
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C 
R 
IIel 
Figure 7. Equivalent Circuit for Calculating Reff• 
Transient Considerations 
Although a complete and rigorous analysis of the tranFiient "turn 
on" and "turn off" period would be desirable, an exact analysis does 
not warrant the effort because of the complexity of the problem and 
the relative low frequency at which the counter is to be oper~ted. 
In the analysis for determining the static characteristic at the 
opened tenninals of Figure 1, it was seen that the circuit exhibited a 
negative impedance during the time that both transistors were active. 
The analysis, however, did not consider the impedance under a transient 
condition. One method described by Suran and Reibert7 for determining 
the maximum frequency of operation, is to calculate the complex driving 
point impedance at the terminals during the active period of both T1 
and T2• It would consist of a negative real compon~nt and an imaginary 
component. The real pa.rt would be a function of f:requency and would 
7J. J. Suran, op. cit. p. 26. 
~1 
Figure 8. Equivalent Circuit for Negative 
Resistance 6alculation~. 
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go to zero as the frequency tends to infinity. Setting the real part, 
to zero and solving for the frequency would give the limiting frequency 
of operation. 
Referring to the AC equivalent circuit in Figure 8. 
Also 
where Ri2 i~ the input impedance of T2 • 
Using equations (80) and (81) 
Using the common emitter current gain 
results in 
(90) 
(91) 
(92) 
(93) 
(94) 
(95) 
Combining equations (90), (93), (94) and (95) 
Note also that 
whe~e r 1b is the input resistance of T1 for a grounded base 
connection. 
Substituting equat:ionc·i(96)1.·inj?;o·:eqilatioir '(97),,and. taking:,the 
derivative of vel with respect to iel 
31 
(97) 
In most practical circuits r 1b may be neglected. If Rb2 is by-
pe.~<ied by a capacitor at high frequencies, then it too may be neglected. 
Assuming the above conditions exist and putting the first-order fre-
quency approximations for °'l and ,8 2 yields 
- fl 2o cJ..10R11Rr;/ (R11 + Ri2 ) [· t · J • { 99) 
· · (1 +J w /w..;) (1 +JW/wp-) 
This leads to 
Clearly the negative component will be zero when 
(101) 
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Leading to a maximum frequency of operation of 
W max = {-w -J 1 W .82 . (102) 
if 
w = w !so (103) /12 cJ. 2 . 
F::--·------ --then W max = (A) 7~ ,8 (104) $2 2o 
It s'1ould be nofa>.d that thP -foregoing analysis applies only to 
nonsaturating transistors and does not take into account the minority 
storage effects encountered in saturated circuits. 
If the alpha cutoff frequency of T1 and T2 are equal, then the 
maximum possible operating frequency becomes 
(105) 
CHAPTER III 
NUMERICAL SYNTHESIS OF' CIRCUITS 
Synthesis of Bistable Element 
I Using the design equations developed in Chapter I+, ',the' basic'.bi-
stable circuit may now be derived. Transistors were selected having 
equal ratings and characteristics. Since the punch-through voltage 
was 15 volts, the supply voltage Ebl was chosen as 12 volts to give a 
margin of safety. Icl (max) was chosen to be approximately 3 ma. 
Given Ebl = 12 volts 
Icl (max) ~ 3 ma. 
fl 1~ i82 = 40 
(for high emitter current densities) (for low emitter current densities) 
Vbel = .28 volts Veb2 = .14 volts 
-6 
= .8 x 10 amps 6 -6 I 002 = 1.4 x 10 amps 
Using the design procedt1l'e from equations (81) through (86) 
1. Select 
~ 12/3 = 4 k ohms. 
R11 was chosen to be 3.9 kohms •. 
2. Select Eb2 where 
33 
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Using the value of c/... for large emitter current densities 
. , , 
~ 12 - .l4 - ( .8 X 10-6 /1-.976 + 1.46 X 10-6)3900 - X 
~ 11.73 - X 
If Xis 1.73 volts Eb2 may be 10 volts 
. 
·•• Choose Eb2 = 10 volts 
This will provide good stability in the "off" condition and still 
allow the minimum trigger amplitude to be approximately 1 volt. 
3. Select 
Eb2 - Ebl + V eb2 + (Icol/l- o(l + 1co2)RL1 
(a) RLl <<Rb2<-------·-----------
-Ico2 
10 - 12 + .l4 + ( .8 x 10-6 /1-.976 + 1.46 X 10-6)3900 
3.9 k << Rb2 <--
-1.46 X lQ-b 
3.9 k <<Rb2 <1.184 x 10-6 ohms. 
3.9 k <<Rb2<: 10 - .28 -
(10/3.9 X 103)(1-.976/.976) - (1.46 X 10-6)/.976 
3.9 k <<Rb2 <.155 x 106 ohms. 
10 - .14 3.9 k <<Rb2< -
(12/309 X 103)(1-.976/.976) - .8 X 10-6/.976 
3.9 k <<Rb2 < .135 x 106 ohms. 
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Since Rb2 must satisfy the three inequalities, (a, b, and c), 
choose Rb2 equal to 100 k ohms. 
Using the steady state equations developed earlier, the static 
characteristic curve of Figure {lO)may be calculated. It is important 
to note that the value for~ for point 11P11 will generally be greater 
than that for point "Q" where the emitter density is greater. 
In the selection of components, 10 percent resistance tolerances 
ma:y usually be used without any great error. The actual resistances 
used for calculations were 3.8 K ohms for the load resistances and 
96 K ohms for the base current limiting resistances. 
To obtain the static characteristic curve experimentally, the 
circuit in Figure 9 was used. Because the "Vei, Iel" terminals exhibit 
a negative characteristic during the time both transistors are con-
ducting, an approximate current source was employed to obtain the data. 
The reversing switch is shovm in the position for obtaining the portion 
of the curve having positive voltages. 
0-350 V Reversing Switch 
Figure 9. 
To "Vei, 
I II 
el· 
,Terminals 
Arrangement for Obtaining Static Characteristic Curve. 
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Both the arproximate and exact calculations are compared w:ith 
experimental results :in Figme ( 10) and Table Io It is noticed that 
during the transient period, i.e., the negati.ve impedance region, the 
nonlinear effects of d,. causes some discrepancy from the calculated 
values. Since only the end points of this region of the curve were 
considered in deriving the equations for the static characteristic, 
the values for d.. at these end points must be used if reasonable 
results are to be obtained. 
The complete circuit (Figme 11) shows a coupling capacitor of 
60 uuf. Experimentally, this seemed to be the best choice. A smaller 
capacitance gave a rapid ,deteriorat~on of "good" rise time and a l?rger 
capacitance caused transient overshoot at "tmn on" as well as a 
longer "turn off" period. From the transient consideration in Chapter 
2, it was assumrned that Rb was essentially bypassed at the higher 
operating frequencies. For this to occur, the time constant of Rb and 
Cb must be considerably greater 
values of Rb and Cb, F °' of 4 x 
as L~8 .2 gives 
than rjli:! Fi,(. • Using the selected 
6 10 cps, and an average value off? 0 
showing that the inequality is satisfied. 
Base triggering is employed for increased sensitivity throughout 
the entire counter. It is necessary that all transients "die out" from 
each "turn on 11 or "turn offtt pulse before another is received to change 
the condition back again. Since the flip-flop is preceded by nine.: 
other stages, the transient from the "turn off" pulse may be roughly 
nine times as long as the transient from the "turn on" pulse. A 
--I+ -3 ... 2 -1 
V91 - Volts 
s 
---
0 
37 
I 91 - Ma 
3 
2 
1 
~ 
Figure 10. Static Characteristics for the Bistable Circuit 
TABLE I 
COORDINATES OF POINTS FOR FIGURE 10 
---
Point Exact Approximate Experimental 
V (volts) 0 0 0 
0 elO 
IelO ( ma. ) .083 0 .02 
Velp (volts) .889 .898 .77 
p 
I 
elp ( ma. ) .537 .54 .48 
VelQ (volts) · -3 .83 -3.97 =.3.72 
Q 
IelQ ( ma. ) 2.21 2.26 2.2 
VelR (volts) -J.52 -3.7 -3.47 
R 
IelR ( ma. ) 2.2861 2.37 2.38 
V (volts) 0 0 0 
s els 
I els ( ma. ) J.2861 3.42 3.27 
1 
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.... 
-12 V 
. -10 V 
3o9 K IN. 48 
-12 Volts to 
"Set" Off 
·o Volts to 
"Set" On 
Turn On 4-Next S:tage 
60µ». F 
To Isolation 
Tl Amplifiers 
Neg • . Turn 
On ii 30,µµF IN 48 > 
.30)'(µ F IN 48 3.9 K 
> I 
Pos. Turn 
orr 33 K 33K 
Figure 11. 
Complete Bistable) Circuit 
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negative pulse obtained from the collector of the PNP transistor of 
the preceding stage is used to provide the "turn on" pulse, and will 
occur when the · preceding stage is "turned off" by the bistable 
driver. The only difference in the triggering circuits for "turn on" 
and "turn off" is the direction of the diodes. The 33 K obm resistor 
is used to eliminate part of the transient effects after the applica-
tion of a pulse. Without it, the decay time for the voltage between 
a capacitor and a diode was 65 usec. Using the 33 Kohm resistor this 
time was decreased to only 5 usec. Although this time may be decreased 
further by using a smaller value of resistance, the amplitude of the 
pulse will be decreased so much that it will not trigger the flip-flop. 
A reduction in the size of the capacitor will cause the same deterrent, 
effects. The circuit may be set to the II off" condition simply by con-
necting the base of the NPN transistor directly to the 12 volt supply. 
Since nine stages must be initially set in the "off" state, diodes must 
be used between each stage to provide isolation during the operation 
period. An alternate procedure, but much less preferred, would be to 
employ nine separate switches for connecting to base to the voltage 
supply. A connection of the base to ground potential will provide the 
bias required to set the flip.;..flop in "on" condition. Because this 
bias is large, a 100 K base current limiting resistor is used. 
· Bistable Driver 
To drive the ring counter, a conventional Eccles-Jordon flip-flop 
was chosen because it could be readily triggered from one point using 
steering diodes. A complete design procedure is given by Shea8, and 
8R. F. Shea, j'ransistor Circuit Engi_E@ering, Wiley, New Y9rk, 
1957, p. 330. 
40 
therefore only the results of the design will be given hereo Using a 
supply voltage of 12 volts and matched PNP transistors having a value 4 
of 35, F°' =· 4 x 106 cycles per second, and Vbe = .18 volts, the 
circuit sho1m in Figure (12) was synthesized. The 100 ohm resistor was 
carefully chosen experimentally to give as large a collector swing as 
possible without saturating the transistors during their conduction 
period. 
The usable range of input pulse amplitude may be increased by 
biasing the steering diodes with the collector voltages as shavm in 
Figure (12). It was fmmd experimentally that a trigger pulse amplitude 
of -2.7 volts with a duration of 2 microseconds would trigger the 
driver from zero to 320 kc if input capacitors with values of 270 uuf 
were used. This value of capacitance is a compromise because a larger 
value would decrease the necessary trigger pulse amplitude, but would 
decrease the maximum pulse repetition rate. 
The output voltage of the driver is taken from the collectors of 
the transistors. The collector voltage of T1 is used to "turn off" 
any odd stage in the ring counter which happens to be on, whereas the 
collector voltage of T2 is utilized in "turning off" any even numbered 
stage. Because there are a total of ten stages in the counter, each 
collector voltage must be capable of driving five stages. Although 
each stage will introduce a direct shunt on the regenerative loop and 
will tend to d01111:ngrade the performance9, the placement of all five 
stages on the collector had a :negligible effect. 
9 N. F. Moody and C. D. Flordia, Some New Iransistor Bistable 
Elements for Heavy Duty Operation, IRE Transactions, CT 4., 1957, p. 2,4.1. 
Neg. Pulse 
From Monostable 
Driver 
2200;<,?- F 
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-12 Volts 
I 2.2 K 100,,Mj,\F 2.2 K 
100 K 
11-~--~-----1,~-+-~~~__,,__.___,, 
270JAJA. F 270.,,M_µF 
5 K 
5 K 
Figure 12. 
Complete Circuit for the _Bistable Driver. 
Synthesis of Monostable Driver 
The bistable· flip-flop used to drive the counter will operate 
over a wide frequency range only when the trigger pulse is of the proper 
amplitude and duration. To provide a triggering pulse for the driver, 
a monostable driver may be employed (see Figure 16). The proper 
amplitude of the pulse may be obtained by dividing the load resistor 
of the monostable dri.ver into two resistors so that the sum of these 
is still equal to the value of the load resistor. This is simply a 
voltage divider. The proper duration of the trigger pulse may be 
obtained by designing the monostable circuit to have an 11 on11 time 
equal to this duration. 
The monostable driver was designed using the same supply voltage 
as the · bistable· circuit, but using different values of load and base 
current limiting resistors. The selected transistors had the following 
characteristics: 
f-? l = 100 
s 1 = 74 
-6 Icol = 1.5 x 10 
{1 2 :,,74 for low emitter current densities. 
,e 2 = 64 for high emitter current densities. 
I = 1.5 10-6 
co2 
Veb2 ~ .18 volts 
Employ design equations (81) through (86) and select Ic1 (max) as 5.5 ma. 
1. Select R11 = R12 ~ Eb1/Icl = 12/.0055 = 2.18 k 
use 2.2 k ohms. 
2. Select Eb2 
Eb2 < 12- .15 -(1.5 4 10~6/1-.985 + 4.3 x 10-6) 2.200 - X 
<11.62 .. X 
3; 
(a) 
(b) 
Select 
2200 
2200 
2200 
If Xis 1.62, Eb2 may be 10 volts. 
Use Eb2 10 volts. 
<<Rb2 < 10- 12 .15 .2241/4.3 x 10-6 
<< Rb2 < . 378 x 106 ohms 
10 - .2 
<<Rb2 <l0/2~J:.9g5/.985) - 4;3 x-10-6/.985 
2200 <<Rb2 < .147 x 106 ohms. 
(c) 10· - .15 
2200 <<Rb2 < r---
12/2200(1- .985/ .985)-l.5 X 10- /.985 
2200 <<Rb2 < .1176 x 106 
Choose 100 k ohms to satisfy all three inequalities. 
43 
The final selection of R1 and Rb to be used in the monostable, 
driver may now be used to calculate the static characteristic curve for 
the circuit. Both exact and approximate calculations are compared with 
the experimental results in Figure (11). The circuit in Figure (9) 
was used to obtain the experimental results. Table 2 gives the coordin-
ates of each of the points of the curve as calculated and measured. 
To provide monostability, 1 a resistor must be placed across the 
terminals "Ve1-re1", that has a value greater than Velp/Ielp• Using 
the experimental values from Table 2 gives a resistance of 990 ohms, so 
a value of 4000 ohms was selected to provide a margin of safety. The 
de load line of this resistor is drawn in Figure (13) to indicate a 
stable "off" condition. Employing equation (89) in Chapter 2, C may be 
calculated to be 1.08 x 10-3t where t is the total time that the cir-
cuit will be maintained in the "on" condition. The calculated values 
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are compared with the experimental .results in Figure 14. Note that for 
small values of capacitance, the experimental results are somewhat non-
linear because the total "on" time is of the same order of magnitude as 
the time required for "turn on" and "turn off". A value of C of 2200 uuf 
was selected to give an approximate 2.4 microsecond "on" time. One 
factor which is neglected in the preceding·· calculations is the base 
current drive used to trigger the circuit. It was discovered that a 
large base drive would give a relatively longer "on" time than a small 
one. The proper pulse amplitude of 2.7 volts to be applied to the bi-
stable driver was obtained by using a 0.6 K resistance along with 
another of 1.6 Kasa voltage divider. Since the maximum pulse ampli-
tude at the collector is -10 volts,~a ratio of o.6 to 2.2 will result 
in approximately -2.7 volts. This neglects loading effect. 
As a rule, base driven flip-flops are far more sensitive than 
collector-driven flip-flops. Furthermore, if positive trigger pulses 
are to be used, they should be routed to the NPN transistor. The input 
capacitor of 270 uuf seemed to be. the best choice to provide good 
trigger sensitivity and still maint£,in a maximum pulse repetition rate 
of 320 kc. The monostable circuit as shown in Figure (16) will 
operate satisfactorily from zero to 50,000 pulses per second using 
triggering pulses having a minimum amplitude of 3.5 volts. Figure 15 
gives the minimum pulse amplitude required for satisfactory operation 
for a pulse repetition rate to 300,000 pps. 
Isolation Amplifiers 
To prevent loading on the flip-flop and still provide both nega-
tive and positive outputs, two isolation amplifers are employed. Both 
0 
p 
Q 
R 
s 
Q 
Exact 
Approximate 
Experimental 
,---
-4 -3 -2 
4 
0 
-1 0 
4 K Load 
Line 
1 
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Figure 13. Static Characteristics for the Monost'a ble · Circuit. 
TABLE II 
COORDINATES OF POINTS FOR FIGURE 13 
------
Point Exact Approximate Experimenta:1 
(volts) --VelO 0 0 0 
IelO ( ma •. ) .15 0 .05 
velp (volts) .• 769 .91 .82 
Ielp ( ma. ) .912 .921 .85 
velQ (volts) -3.43 -3~37 -3.5 · 
IelQ ( ma.) 3.92 4.12 3.75 
VelR (volts) -2.58 -3.1 -3 
IeJR ( ma. ) 4.31 4.14 4.2 
Vels (volts) 0 0 0 
I els ( ma. ) 5.53 5.6 5·.5 
20 
16 
(.) 
Q) 12 ~ 
4 
I 
/ 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
'/ 
\: Calculated 
, .,// Experimental 
'/ 
'I 
'/ 
'/ 
OL----~--~---,.~-----. 
0 5 10 
C - ,)-AJA F x 1000 
Figure 14. 
15 20 
"On Time" vs. Capacitance 
-12 V i 2.2 K 
Pos. Trigger 270..A.A.,M..F 
Pulse 
4 K 
60)AAF 
100 K 
OJ 
+:, 
rl 
~ 
'g 
+:, 
•r-1 
r-i 
0.. 
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Q) 
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6 
4 
2· 
0 ------,----~-----, 
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Pulse Repetition Rate - KC 
Figure 15. 
Minimum Trigger Amplitude for 
Satisfactory Operation 
-10:v 
1.6 K 
0.6 K 
To Bi-
Stable 
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Figure 16. Complete .Monostable Circuit 
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of the circuits (Figure 17) are non-conducting except when the bistable 
circuit is conducting. This gives the advantage of a fast "turn on" 
because minority storage effects do not enter into the picture. Another 
advantage is smaller power consumption due to the low duty ratio. Both 
amplifiers are driven from the negative pulses obtained from the collector 
of the NPN transistor. In order to obtain both a positive and negative 
pulse, it was necessary to use one common emitter PNP stage and one common 
collector PNP stage. The load resistors for each stage was selected as 
6.2 K. Because the input impedance of the common collector stage is very 
high, only 680 ohms were needed as a base current limiting resistor. The 
output impedance of a typical common collector stage is in the order of 
600 ohms while that of a comr,1on emitter stage is in the order of 20 K ohms. 
The same values of base current limiting resistors and coupling capacitors 
were used as those employed in the basic flip-flop. Any transistor with 
a current gain of 20 or greater will operate satisfactorily in the common 
emitter circuit using the 100 K ohm base current limiting resistor and the 
6.2 X ohm load resistor. 
No further investigation of these amplifiers seems necessary since 
they are rather common in the literature and are not actually a part 
of the counter circuit. 
Neg. Pulse 
0.68 K 
.,----------V\1\/\---------i 
60µµ F 
~ 
Positive 
.---.--- Output 
Input -:3---
. 6.2 K 
Figure 17 • 
Isolation Amplifiers. 
Negative 
Output 
-10 Volts 
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CHAPTER IV 
COUNTER PERFORMANCE 
Using the circuits developed in Chapter III, the entire co1.mter was 
constructed and tested in the laboratory with very good results. Both, a 
fast "negative" and "positive" ten volt output was obtained simultaneously. 
The "turn on" time of each of these outputs was 0.2 micro-seconds while 
the "turn off" time was 2.5 micro-seconds. The minimum triggering pulse 
required for satisfactory operation increased with the pulse repetition 
rate according to Figure (15) in Chapter III. The maximum pulse repeti-
tion rate measured in the laboratory was 320,000 pulses-per-second. As 
a reliability test, the counter was allowed to operate continuously for 
several hours. At the end of this time no apparent failurE:J had occured. 
The power demanded from the two power supplies was measured for 
various pulse repetition rates. The current drain from the 12 volt 
power supply varied from 9 to 10 milliamperes as the pulse repetition 
rate was varied Oto 320,000 pulses-per-second, while the current drain 
from the 10 volt power supply varied from 6 to 7 milliamperes. This 
gives a total power consumption of 168 and 190 milliwatts for low and 
high pulse repetition rates respectively. Transistors having a current 
gain from 40 to 100 were used without necessitating any change of 
circuit components. Figure (18) shows only the first and second stages 
of the counter connected tri the monostable and "bistable driver as an 
integral unit. The last eight stages are identical to the second stage. 
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It should be noted that the only difference between the first and second 
stages is the "set" circuit. Stage one had been designed to turn on when 
the "set" switch is closed while stage two and the remaining eight are 
designed to turn off when their 11 set 11 switches are closed. The output 
of the diode of the last nine stages may be cnnnected together since 
the diodes serve to isolate them from each other. Thus only a DPST switch 
is needed to "set" the entire counter. In order to cause "turn off" of 
stage one with the application of the first electrical pulse, the bis-table 
driver should be set to deliver a JJOsitive pulse from tbe collector of tbe 
transistor connected to the odd numbered stages. No provision was made 
to "set" the bistable driver since the cbun.ter''s, particµ;:t.ar application 
was not known. 
TABLE III 
VALUES OF CIRCUIT COMPONENTS FOR FIGURE 18 
R Components (ohms) C Components ( uuf) 
---
R1 3.9 K C1 60 
R2 100 K C2 270 
R 3 0.68 K C3 30 
R4 6.2 K C4 100 
R5 33 K C5 2200 
R6 2.2 K 
R7 27 K 
Rg 0.1 K 
R9 0.6 K 
R10 4 K 
Rll 1.6 K Note: All diodes are General Electric IN48 
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CHAPTER V 
SUMMARY 
Before any attempt was made to design the ring counter, several 
types of counters were investigated. It was found that most of these 
employed a delay unit in principle. The counter which seemed to have the 
most favorable characteristics employed no delay units, whatsoever, 
and was dependent only upon the transition times of the basic bistable 
building block and a bi-stable" driver. A basic bi·st'able device was 
developed and rigorously analyzed for static conditions using a nega-
tive impedance technique. Both exact and approximate equations were 
derived for calculating these characteristics which are necessary for 
predicting the circuit's mode of operation. Following the static analysis, 
a procedure was given for determining the proper sizes of resistors to 
insure a bist'able mode of operation. These values in turn may be used 
in the static equations to determine the actual static characteristics 
of the circuit. The only proof given for the validity to the equations 
were analytical checks and experimental results. Since such a proof would 
be quite rigorous, it was felt that it would be beyond the scope of this 
work and might be suggested as an area for further investigation. Once 
the static equations were developed, it was seen that by placing a simple 
resistor in the circuit, monostabi:li:ty could be obtained. A method was 
given for obtaining .monostabi'lity and predicting the "on time". Little 
attention was directed toward an analysis of the transient "turn on" and 
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"turn off''. I First, this problem might well be the subject of work of 
this scope, and secondly, the counter was to be operated at relatively 
low repetition rates. An analysis was given, however, of the maximum 
possible frequency at which the counter could be operated. Employing 
the design equations., a numerical synthesis of the ·bistable circuit and 
the monostable circuit was given. The components determined by the 
design equations were then used in the equations for determining the 
static characteristic. Both exact and approximate equations were used 
and were compared with experimental results. In both cases it was seen 
that the approximate equations are satisfactory for most engineering 
purposes and agreed with results measured in the laboratory. Since a 
conventional Eccles-Jordon flip-flop was used as the "1::5:istabie, drivel'.', 
little attention was directed toward presenting its design theory. 
The same may be said for the isolation amplifiers which were built 
to provide an isolation between the main counter and ·';tt.s load. 
Using the results of Chapter III, the counter was built and tested 
in the laboratory as an integral unit. It was operated over long periods 
of time without any apparant failure and up to a maximum pulse repeti-
tion rate of 320.,000 pulses per second. Power requirements were less 
than 0.2 watts for all frequencies of operation. 
It is felt by the author that much higher speeds of operation 
might be obtained if different triggering techniques could be employed. 
Also, since the load resistors of the basic flip-flop place a direct 
shunt on the regenerative loop, a transient analysis might lead to the 
conclusion of employing inductances in series with these resistors. 
This is suggested as another possible area of investigation. 
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